DatasheetsPDF.com

HD74LS191

Synchronous Up / Down 4-bit Binary Counter

Description

HD74LS191 Synchronous Up / Down 4-bit Binary Counter (single clock line) REJ03D0453–0200 Rev.2.00 Feb.18.2005 Synchronous operation is provided by having all flip-flops clocked simultaneously so that the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters. The outputs of ...

Renesas

Download HD74LS191 Datasheet

Similar Datasheet

HD74LS10 Triple 3-input Positive NAND Gates - Hitachi Semiconductor
HD74LS10 Triple 3-Input Positive NAND Gates - Renesas
HD74LS107A Dual J-K Negative-edge-triggered Flip-Flops - Hitachi Semiconductor
HD74LS107A Dual J-K Negative-edge-triggered Flip-Flops - Renesas
HD74LS107AP Dual J-K Negative-edge-triggered Flip-Flops - Renesas
HD74LS109 Dual J-K Positive-edge-triggered Flip-Flops - Hitachi Semiconductor
HD74LS109A Dual J-K Positive-edge-triggered Flip-Flops - Hitachi Semiconductor
HD74LS10P Triple 3-Input Positive NAND Gates - Renesas
HD74LS11 Triple 3-input Positive AND Gates - Hitachi Semiconductor
HD74LS11 Triple 3-input Positive AND Gates - Renesas

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)