DatasheetsPDF.com
CY7C1270KV18
36-Mbit DDR II+ SRAM Two-Word Burst Architecture
Description
CY7C1268KV18/CY7C1270KV18 36-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) 36-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) Features ■ 36-Mbit density (2 M × 18, 1 M × 36) ■ 550 MHz clock for high bandwidth ■ Two-word burst for reducing address bus frequency ■ Double data rate (DDR) interfaces (data transfer...
Cypress Semiconductor
Download CY7C1270KV18 Datasheet
Similar Datasheet
CY7C1270KV18
36-Mbit DDR II+ SRAM Two-Word Burst Architecture
- Cypress Semiconductor
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (
Privacy Policy & Contact
)