Document
Data Sheet
Multiple Range, 16-/12-Bit, Bipolar/Unipolar, Voltage Output DACs
AD5761/AD5721
FEATURES
8 software-programmable output ranges: 0 V to +5 V, 0 V to +10 V, 0 V to +16 V, 0 V to +20 V, ±3 V, ±5 V, ±10 V, −2.5 V to +7.5 V; 5% overrange
Total unadjusted error (TUE): 0.1% FSR maximum 16-bit resolution: ±2 LSB maximum INL Guaranteed monotonicity: ±1 LSB maximum Single channel, 16-/12-bit DACs Settling time: 7.5 μs typical Integrated reference buffers Low noise: 35 nV/√Hz Low glitch: 1 nV-sec 1.8 V logic compatibility Asynchronous updating via LDAC Asynchronous RESET to zero scale/midscale DSP/microcontroller-compatible serial interface Robust 4 kV HBM ESD rating Available in 16-lead TSSOP and 16-lead LFCSP Operating temperature range: −40°C to +125°C
APPLICATIONS
Industrial automation Instrumentation, data acquisition Open-/closed-loop servo control, process control Programmable logic controllers
GENERAL DESCRIPTION
The AD5761/AD5721 are single channel, 16-/12-bit serial input, voltage output, digital-to-analog converters (DACs). They operate from single supply voltages from +4.75 V to +30 V or dual supply voltages from −16.5 V to 0 V VSS and +4.75 V to +16.5 V VDD. The integrated output amplifier and reference buffer provide a very easy to use, universal solution.
The devices offer guaranteed monotonicity, integral nonlinearity (INL) of ±2 LSB maximum, 35 nV/√Hz noise, and 7.5 μs settling time on selected ranges.
The AD5761/AD5721 use a serial interface that operates at clock rates of up to 50 MHz and are compatible with DSP and microcontroller interface standards. Double buffering allows the asynchronous updating of the DAC output. The input coding is user-selectable twos complement or straight binary. The asynchronous reset function resets all registers to their default state. The output range is user selectable, via the RA[2:0] bits in the control register.
The devices available in the 16-lead TSSOP and in the 16-lead LFCSP offer guaranteed specifications over the −40°C to +125°C industrial temperature range.
Table 1. Pin-Compatible Devices
Device
Description
AD5761R/AD5721R AD5761/AD5721 with internal reference
FUNCTIONAL BLOCK DIAGRAM
VDD
VREFIN
DVCC ALERT
SDI SCLK
SYNC SDO
RESET
CLEAR
AD5761/AD5721
INPUT SHIFT REGISTER AND CONTROL LOGIC
12/16
INPUT REG
REFERENCE BUFFERS
DAC 12/16 REG
12-BIT/ 16-BIT DAC
DNC
DGND VSS
LDAC
AGND
NOTES
1. DNC = DO NOT CONNECT. DO NOT CONNECT TO THIS PIN.
Figure 1.
VOUT
0V TO 5V 0V TO 10V 0V TO 16V 0V TO 20V ±3V ±5V ±10V −2.5V TO +7.5V
12640-001
Rev. C
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2015–2018 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
AD5761/AD5721
TABLE OF CONTENTS
Features .............................................................................................. 1 Applications....................................................................................... 1 General Description ......................................................................... 1 Functional Block Diagram .............................................................. 1 Revision History ............................................................................... 2 Specifications..................................................................................... 3
AC Performance Characteristics ................................................ 5 Timing Characteristics ................................................................ 6 Absolute Maximum Ratings............................................................ 8 ESD Caution.................................................................................. 8 Pin Configurations and Function Descriptions ........................... 9 Typical Performance Characterstics............................................. 10 Terminology .................................................................................... 20 Theory of Operation ...................................................................... 21 Digital-to-Analog Converter .................................................... 21 Transfer Function ....................................................................... 21 DAC Architecture....................................................................... 21 Serial Interface ............................................................................ 22 Hardware Control Pins .........