DatasheetsPDF.com

CD4089BMS Dataheets PDF



Part Number CD4089BMS
Manufacturers Intersil Corporation
Logo Intersil Corporation
Description CMOS Binary Rate Multiplier
Datasheet CD4089BMS DatasheetCD4089BMS Datasheet (PDF)

CD4089BMS December 1992 CMOS Binary Rate Multiplier conjunction with an up/down counter and control logic used to perform arithmetic operations (adds, subtract, divide, raise to a power), solve algebraic and differential equations, generate natural logarithms and trigometric functions, A/D and D/A conversions, and frequency division. For words of more than 4 bits, CD4089BMS devices may be cascaded in two different modes: an Add mode and a Multiply mode (see Figures 3 and 4). In the Add mode som.

  CD4089BMS   CD4089BMS



Document
CD4089BMS December 1992 CMOS Binary Rate Multiplier conjunction with an up/down counter and control logic used to perform arithmetic operations (adds, subtract, divide, raise to a power), solve algebraic and differential equations, generate natural logarithms and trigometric functions, A/D and D/A conversions, and frequency division. For words of more than 4 bits, CD4089BMS devices may be cascaded in two different modes: an Add mode and a Multiply mode (see Figures 3 and 4). In the Add mode some of the gaps left by the more significant unit at the count of 15 are filled in by the less significant units. For example, when two units are cascaded in the Add mode and programmed to 11 and 13, respectively, the more significant unit will have 11 output pulses for every 16 input pulses and the other unit will have 13 output pulses for every 256 input pulses for a total of 11 16 + 13 189 = 256 256 Features • High Voltage Type (20V Rating) • Cascadable in Multiples of 4 Bits • Set to “15” Input and “15” Detect Output • 100% Tested for Quiescent Current at 20V • 5V, 10V and 15V Parametric Ratings • Standardized Symmetrical Output Characteristics • Maximum Input Current of 1µA at 18V Over Full Package Temperature Range; 100nA at 18V and +25oC • Noise Margin (Over Full Package/Temperature Range) - 1V at VDD = 5V - 2V at VDD = 10V - 2.5V at VDD = 15V • Meets All Requirements of JEDEC Tentative Standard No. 13B, “Standard Specifications for Description of ‘B’ Series CMOS Devices” In the Multiply mode the fraction programmed into the first rate multiplier is multiplied by the fraction programmed into the second multiplier. Thus the output rate will be 11 16 x 13 16 = 143 256 Applications • Numerical Control • Instrumentation • Digital Filtering • Frequency Synthesis The CD4089BMS has an internal synchronous 4 bit counter which, together with one of the four binary input bits, produces pulse trains as shown in Figure 6. If more than one binary input bit is high, the resulting pulse train is a combination of the separate pulse trains as shown in Figure 6. The CD4089BMS is supplied in these 16-lead outline packages: Braze Seal DIP Frit Seal DIP Ceramic Flatpack H4W H2R H6P Description CD4089BMS is a low power 4 bit digital rate multiplier that provides an output pulse rate that is the clock-input-pulse rate multiplied by 1/16 times the binary input. For example, when the binary input number is 13, there will be 13 output pulses for every 16 input pulses. This device may be used in Pinout CD4089BMS TOP VIEW Functional Diagram CLOCK 9 “15” OUT 1 C 2 D 3 16 VDD 15 B 14 A 13 CLEAR 12 CASCADE 11 INHIBIT IN (CARRY) 10 STROBE 9 CLOCK VDD = 16 VSS = 8 INHIBIT (CARRY) IN 11 SET TO “15” 4 CLEAR 13 7 1 4 BIT BINARY COUNTER BINARY RATE SELECT INPUTS A B C D 14 15 2 3 RATE SELECT LOGIC 10 STROBE CASCADE 12 6 5 OUT OUT SET TO “15” 4 OUT 5 OUT 6 INHIBIT OUT (CARRY) 7 VSS 8 RATE OUTPUTS “15” OUT INHIBIT (CARRY) OUT CAUTION: These devices are sensitive to electrostatic disch.


CD4085BMS CD4089BMS CD4093BC


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)