DatasheetsPDF.com

SN74LS113A

Motorola

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP


Description
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54 / 74LS113A offers individual J, K, set, and clock inputs. These monolithic dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform...



Motorola

SN74LS113A

File Download Download SN74LS113A Datasheet


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)