Differential LVPECL-To-LVPECL/ECL Fanout Buffer
Differential LVPECL-To-LVPECL/ECL Fanout Buffer
ICS8S89831I
DATA SHEET
General Description
The ICS8S89831I is a high s...
Description
Differential LVPECL-To-LVPECL/ECL Fanout Buffer
ICS8S89831I
DATA SHEET
General Description
The ICS8S89831I is a high speed 1-to-4 DifferentialICS to-LVPECL/ECL Fanout Buffer. The ICS8S89831I is HiPerClockS™ optimized for high speed and very low output skew,
making it suitable for use in demanding applications such as SONET, 1 Gigabit and 10 Gigabit Ethernet, and Fibre Channel. The internally terminated differential input and VREF_AC pin allow other differential signal families such as LVDS, LVHSTL and CML to be easily interfaced to the input with minimal use of external components. The device also has an output enable pin which may be useful for system test and debug purposes. The ICS8S89831I is packaged in a small 3mm x 3mm 16-pin VFQFN package which makes it ideal for use in space-constrained applications.
Features
Four LVPECL/ECL outputs IN, nIN input can accept the following differential input levels:
LVPECL, LVDS, CML, SSTL
50Ω internal input termination to VT ...
Similar Datasheet