TC74HC280AF

TC74HC280AP/AF TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC280AP, TC74HC280AF 9-Bit Parity Generator/Checker The TC74HC280A is a high speed CMOS 9-BIT PARITY GENERATOR fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. The TC74HC280A is composed of nine data inputs A thru I and odd/even parity outputs Σ ODD and Σ EVEN. The odd parity output is high when an odd number of data inputs are high. The even parity output is high when an even number of data inputs are high. The word-length capability is easily expanded by cascading. All inputs are equipped with protection circuits against static discharge or transient excess voltage. Features High speed: tpd = 22 ns (typ.) at VCC = 5 V Low power dissipation: ICC = 4 μA (max) at Ta = 25°C High noise immunity: VNIH = VNIL = 28% VCC (min) Output drive capability: 10 LSTTL loads Symmetrical output impedance: |IOH| = IOL = 4 mA (min) Balanced propagation delays: tpLH ∼− tpHL Wide operating voltage range: VCC (opr) = 2 to 6 V Pin and function compatible with 74LS280 Pin Assignment TC74HC280AP TC74HC280AF Weight DIP14-P-300-2.54 SOP14-P-300-1.27A : 0.96 g (typ.) : 0.18 g (typ.) NC: No connection Start of commercial production 1987-11 1 2014-03-01 IEC Logic Symbol TC74HC280AP/AF Truth Table Number of Inputs A Through I That are High 0, 2, 4, 6, 8 1, 3, 5, 7, 9 Outputs Σ EVEN Σ ODD HL LH...