DatasheetsPDF.com

IS45R32160D Dataheets PDF



Part Number IS45R32160D
Manufacturers ISSI
Logo ISSI
Description 512Mb SDRAM
Datasheet IS45R32160D DatasheetIS45R32160D Datasheet (PDF)

IS42/45R86400D/16320D/32160D IS42/45S86400D/16320D/32160D 16Mx32, 32Mx16, 64Mx8 MAY 2015 512Mb SDRAM device OVERVIEW FEATURES • Clock frequency: 200, 166, 143 MHz • Fully synchronous; all signals referenced to a positive clock edge • Internal bank for hiding row access/precharge • Power supply: Vdd/Vddq = 2.3V-3.6V IS42/45SxxxxxD - Vdd/Vddq = 3.3V IS42/45RxxxxxD - Vdd/Vddq = 2.5 • LVTTL interface • Programmable burst length – (1, 2, 4, 8, full page) • Programmable burst sequence: Sequential/.

  IS45R32160D   IS45R32160D


Document
IS42/45R86400D/16320D/32160D IS42/45S86400D/16320D/32160D 16Mx32, 32Mx16, 64Mx8 MAY 2015 512Mb SDRAM device OVERVIEW FEATURES • Clock frequency: 200, 166, 143 MHz • Fully synchronous; all signals referenced to a positive clock edge • Internal bank for hiding row access/precharge • Power supply: Vdd/Vddq = 2.3V-3.6V IS42/45SxxxxxD - Vdd/Vddq = 3.3V IS42/45RxxxxxD - Vdd/Vddq = 2.5 • LVTTL interface • Programmable burst length – (1, 2, 4, 8, full page) • Programmable burst sequence: Sequential/Interleave ISSI's 512Mb Synchronous DRAM achieves high-speed data transfer using pipeline architecture. All inputs and outputs signals refer to the rising edge of the clock input. The 512Mb SDRAM is organized as follows. PACKAGE INFORMATION IS42/45S32160D IS42/45S16320D IS42/45S86400D IS42/45R32160D IS42/45R16320D IS42/45R86400D 4M x 32 x 4 8M x 16 x 4 16M x 8 x 4 banks banks banks 90-ball TF-BGA 54-pin TSOP-II 54-pin TSOP-II 54-ball TF-BGA KEY TIMING PARAMETERS Parameter -5 -6 -7 Unit • Auto Refresh (CBR) • Self Refresh • 8K refresh cycles every 64 ms • Random column address every clock cycle • Programmable CAS latency (2, 3 clocks) • Burst read/write and burst read/single write operations capability • Burst termination by burst stop and precharge command • Packages: x8/x16: 54-pin TSOP-II, 54-ball TF-BGA (x16 only) x32: 90-ball TF-BGA • Temperature Range: Commercial (0oC to +70oC) Industrial (-40oC to +85oC) Automotive, A1 (-40oC to +85oC) Automotive, A2 (-40oC to +105oC) Clk Cycle Time CAS Latency = 3 CAS Latency = 2 Clk Frequency CAS Latency = 3 CAS Latency = 2 Access Time from Clock CAS Latency = 3 CAS Latency = 2 5 6 7 ns 10 10 7.5 ns 200 167 143 Mhz 100 100 133 Mhz 5.0 5.4 5.4 ns 6 6 5.4 ns ADDRESS TABLE Parameter 16M x 32 Configuration 4M x 32 x 4 banks Bank Address BA0, BA1 Pins Autoprecharge A10/AP Pins 32M x 16 8M x 16 x 4 banks BA0, BA1 A10/AP 64M x 8 16M x 8 x 4 banks BA0, BA1 A10/AP Row Address 8K(A0 – A12) 8K(A0 – A12) 8K(A0 – A12) Column 512(A0 – A8) 1K(A0 – A9) 2K(A0 – A9, Address A11) Refresh Count Com./Ind./A1 8K / 64ms 8K / 64ms 8K / 64ms A2 8K / 16ms 8K / 16ms 8K / 16ms Copyright © 2015 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products. Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that: a.) the risk of injury or damage has been minimized; b.) the user assume all such risks; and c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances Integrated Silicon Solution, Inc. — www.issi.com 1 Rev. B 05/12/2015 IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D DEVICE OVERVIEW The 512Mb SDRAM is a high speed CMOS, dynamic random-access memory designed to operate in either 3.3V Vdd/Vddq or 2.5V Vdd/Vddq memory systems, depending on the DRAM option. Internally configured as a quad-bank DRAM with a synchronous interface. The 512Mb SDRAM (536,870,912 bits) includes an AUTO REFRESH MODE, and a power-saving, power-down mode. All signals are registered on the positive edge of the clock signal, CLK. All inputs and outputs are LVTTL compatible. The 512Mb SDRAM has the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between internal banks to hide precharge time and the capability to randomly change column addresses on each clock cycle during burst access. A self-timed row precharge initiated at the end of the burst sequence is available with the AUTO PRECHARGE function enabled.  Precharge one bank while accessing one of the other three banks will hide the precharge cycles and provide seamless, high-speed, random-access operation. SDRAM read and write accesses are burst oriented starting at a selected location and continuing for a programmed number of locations in a programmed sequence. The registration of an ACTIVE command begins accesses, followed by a READ or WRITE command. The ACTIVE command in conjunction with address bits registered are used to select the bank and row to be accessed (BA0, BA1 select the bank; A0-A12 select the row). The READ or WRITE commands in conjunction with address bits register.


IS42R32160D IS45R32160D IS42S86400D


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)