IS43R83200F

IS43R83200F IS43/46R16160F, IS43/46R32800F 8Mx32, 16Mx16, 32Mx8 PRELIMINARY INFORMATION 256Mb DDR SDRAM MARCH 2014 FEATURES DEVICE OVERVIEW VDD and VDDQ: 2.5V ± 0.2V SSTL_2 compatible I/O Double-data rate architecture; two data transfers per clock cycle Bidirectional, data strobe (DQS) is transmitted/ received with data, to be used in capturing data at the receiver DQS is edge-aligned with data for READs and centre-aligned with data for WRITEs Differential clock inputs (CK and CK) DLL aligns DQ and DQS transitions with CK transitions Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS Four internal banks for concurrent operation Data Mask for write data. DM masks write data at both rising and falling edges of data strobe Burst Length: 2, 4 and 8 Burst Type: Sequential and Interleave mode Programmable CAS latency: 2, 2.5 and 3 Auto Refresh and Self Refresh Modes Auto Precharge TRAS Lockout supported (tRAP = tRCD) OPTIONS Configuration(s): 8Mx32, 16Mx16, 32Mx8 Package(s): 144 Ball BGA (x32) 66-pin TSOP-II (x8, x16) and 60 Ball BGA (x8, x16) Lead-free package available Temperature Range: Commercial (0°C to +70°C) Industrial (-40°C to +85°C) Automotive, A1 (-40°C to +85°C) Automotive, A2 (-40°C to +105°C) ISSI’s 256-Mbit DDR SDRAM achieves high speed data transfer using pipeline architecture and two data word accesses per clock cycle. The 268,435,456-bit memory ar...