DatasheetsPDF.com

IS61DDPB44M18A2

72Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM

Description

IS61DDPB44M18A/A1/A2 IS61DDPB42M36A/A1/A2 4Mx18, 2Mx36 72Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (2.5 Cycle Read Latency) ADVANCED INFORMATION JULY 2012 FEATURES DESCRIPTION  2Mx36 and 4Mx18 configuration available.  On-chip Delay-Locked Loop (DLL) for wide data valid window.  Common I/O read and write ports.  Synchronous pipeline read with self-tim...

Integrated Silicon Solution

Download IS61DDPB44M18A2 Datasheet

Similar Datasheet

IS61DDPB44M18A 72Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM - Integrated Silicon Solution
IS61DDPB44M18A1 72Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM - Integrated Silicon Solution
IS61DDPB44M18A2 72Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM - Integrated Silicon Solution
IS61DDPB44M18B 72Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM - Integrated Silicon Solution
IS61DDPB44M18B1 72Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM - Integrated Silicon Solution
IS61DDPB44M18B2 72Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM - Integrated Silicon Solution

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)