High-Performance 64-Bit RISC Processor
SPARC Technology
Business
Preliminary
STP1030
May 1995
DATA SHEET
UltraSPARC-I
High-Performance 64-Bit RISC Processor...
Description
SPARC Technology
Business
Preliminary
STP1030
May 1995
DATA SHEET
UltraSPARC-I
High-Performance 64-Bit RISC Processor
INTRODUCTION
The STP1030, UltraSPARC-I, is a high-performance, highly-integrated superscalar processor implementing the SPARC V9 64-bit RISC architecture. The STP1030 is capable of sustaining the execution of up to four instructions per cycle even in the presence of conditional branches and cache misses. This sustained performance is supported by a decoupled Prefetch and Dispatch Unit with Instruction Buffer to feed the Execution Unit. On the output side of the Execution Unit, Load and Store buffers completely decouple pipeline execution from data cache misses. Instructions predicted to be executed are issued in program order to multiple functional units, execute in parallel and can complete out of order. In order to further increase the number of instructions executed per cycle, instructions from different blocks (e.g. instructions before and after a conditional branch) can be issued in the same group.
The STP1030 supports 2D, 3D graphics, image processing, video compression and decompression and video effects through the sophisticated VISual Instruction Set. This instruction set supports high levels of multimedia performance including real-time H.261 video compression/decompression and 2 streams of MPEG-2 decompression at full broadcast quality with no additional hardware support.
Features:
SPARC V9 Architecture Compliant Binary Compatible with all ...
Similar Datasheet