s
Static CMOS Design with Low-
Power Standby Mode Option 32-Bit Internal Data Paths and ALU
s s
Two-Clock Cycle Instruction Execution Minimum Four Banks of On-Chip Register Files Enhanced Interrupt Capabilities, Including 16-Bit Vector Undefined Op...