DatasheetsPDF.com

R5F51116ADLF Datasheet

Part Number R5F51116ADLF
Manufacturers Renesas
Logo Renesas
Description 32 MHz 32-bit RX MCUs
Datasheet R5F51116ADLF DatasheetR5F51116ADLF Datasheet (PDF)

Datasheet RX111 Group R01DS0190EJ0121 Renesas MCUs Rev.1.21 32 MHz 32-bit RX MCUs, 50 DMIPS, up to 512 Kbytes of flash memory, Dec 09, 2014 USB 2.0 full-speed host/function/OTG, up to 6 comms channels, 12-bit A/D, 8-bit D/A, RTC Features ■ 32-bit RX CPU core  32 MHz maximum operating frequency Capable of 50 DMIPS when operating at 32 MHz  Accumulator handles 64-bit results (for a single instruction) from 32-bit × 32-bit operations  Multiplication and division unit handles 32-bit × 32.

  R5F51116ADLF   R5F51116ADLF






32 MHz 32-bit RX MCUs

Datasheet RX111 Group R01DS0190EJ0121 Renesas MCUs Rev.1.21 32 MHz 32-bit RX MCUs, 50 DMIPS, up to 512 Kbytes of flash memory, Dec 09, 2014 USB 2.0 full-speed host/function/OTG, up to 6 comms channels, 12-bit A/D, 8-bit D/A, RTC Features ■ 32-bit RX CPU core  32 MHz maximum operating frequency Capable of 50 DMIPS when operating at 32 MHz  Accumulator handles 64-bit results (for a single instruction) from 32-bit × 32-bit operations  Multiplication and division unit handles 32-bit × 32-bit operations (multiplication instructions take one CPU clock cycle)  Fast interrupt  CISC Harvard architecture with five-stage pipeline  Variable-length instruction format, ultra-compact code  On-chip debugging circuit ■ Low power consumption functions  Operation from a single 1.8 to 3.6 V supply  Three low power consumption modes  Supply current High-speed operating mode: 0.11 mA/MHz Software standby mode: 0.44 μA  Recovery time from software standby mode: 4.8 μs ■ On-chip flash memory for code, no wait states  Operation at 32 MHz, read cycle of 31.25 ns  No wait states for reading at full CPU speed  16 to 512 Kbyte capacities  Programmable at 1.8 V  For instructions and operands ■ On-chip data flash memory  8 Kbytes 1,000,000 Erase/Write cycles (typ.)  BGO (Background Operation) ■ On-chip SRAM, no wait states  8 to 64 Kbyte capacities ■ Data transfer controller (DTC)  Four transfer modes  Transfer can be set for each interrupt source. ■ Event link controller (ELC.


2016-01-28 : RX111    R5F51118AGFM    HSCF4242    MMFT2N02EL    VN2222LLG    MTP2P50EG    MTW32N20E    VN0300L    MTB50P03HDL    MVB50P03HDLT4G   


@ 2014 :: Datasheetspdf.com ::
Semiconductors datasheet search & download site (Privacy Policy & Contact)