DatasheetsPDF.com

PLL601-15

PhaseLink

Low Phase Noise PLL Clock Multiplier


Description
m o .c U 4 t e FEATURES e h Full swing CMOS S outputs with 25 mA drive capability a at TTL levels. t 20-30MHz crystal or clock. Reference a Integrated crystal load capacitor: no external .D load capacitor required. w Output clocks up to 150MHz at 3.3V. w Low phase noise (-126dBc/Hz @ 1kHz). w Output Enable function. Preliminary PLL601-15...



PhaseLink

PLL601-15

File Download Download PLL601-15 Datasheet


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)