DatasheetsPDF.com

ONA4 Datasheet

Part Number ONA4
Manufacturers AMI
Logo AMI
Description CMOS Gate Array
Datasheet ONA4 DatasheetONA4 Datasheet (PDF)

21$[ ® $0,+*  PLFURQ &026 *DWH $UUD\ Description ONAx is a family of OR-NAND circuits consisting of two 3-input OR gates into a 3-input NAND gate. Logic Symbol Truth Table A ONAx A BCDE FGQ B L L LXXXXH C XXXL L LXH D E Q XXXXXXLH F All other combinations L G Core Logic HDL Syntax Verilog ONAx inst_name (Q, A, B, C, D, E, F, G); VHDL.. inst_name: ONAx port map (Q, A, B, C, D, E, F, G;) Pin Loading Pin Name A B C D E F G ONA2 1.0 1.0 1..

  ONA4   ONA4






Part Number ONA6
Manufacturers AMI
Logo AMI
Description CMOS Gate Array
Datasheet ONA4 DatasheetONA6 Datasheet (PDF)

21$[ ® $0,+*  PLFURQ &026 *DWH $UUD Description ONAx is a family of OR-NAND circuits consisting of two 3-input OR gates into a 3-input NAND gate. Logic Symbol Truth Table A ONAx A BCDE FGQ B L L LXXXXH C XXXL L LXH D E Q XXXXXXLH F All other combinations L G Core Logic HDL Syntax Verilog ONAx inst_name (Q, A, B, C, D, E, F, G); VHDL.. inst_name: ONAx port map (Q, A, B, C, D, E, F, G;) Pin Loading Pin Name A B C D E F G ONA2 1.0 1.0 1.0 1.0 1.0 1.0 1.0 Equivalent Loads ONA4 .

  ONA4   ONA4







Part Number ONA2
Manufacturers AMI
Logo AMI
Description CMOS Gate Array
Datasheet ONA4 DatasheetONA2 Datasheet (PDF)

21$[ ® $0,+*  PLFURQ &026 *DWH $UUD Description ONAx is a family of OR-NAND circuits consisting of two 3-input OR gates into a 3-input NAND gate. Logic Symbol Truth Table A ONAx A BCDE FGQ B L L LXXXXH C XXXL L LXH D E Q XXXXXXLH F All other combinations L G Core Logic HDL Syntax Verilog ONAx inst_name (Q, A, B, C, D, E, F, G); VHDL.. inst_name: ONAx port map (Q, A, B, C, D, E, F, G;) Pin Loading Pin Name A B C D E F G ONA2 1.0 1.0 1.0 1.0 1.0 1.0 1.0 Equivalent Loads ONA4 .

  ONA4   ONA4







CMOS Gate Array

21$[ ® $0,+*  PLFURQ &026 *DWH $UUD\ Description ONAx is a family of OR-NAND circuits consisting of two 3-input OR gates into a 3-input NAND gate. Logic Symbol Truth Table A ONAx A BCDE FGQ B L L LXXXXH C XXXL L LXH D E Q XXXXXXLH F All other combinations L G Core Logic HDL Syntax Verilog ONAx inst_name (Q, A, B, C, D, E, F, G); VHDL.. inst_name: ONAx port map (Q, A, B, C, D, E, F, G;) Pin Loading Pin Name A B C D E F G ONA2 1.0 1.0 1.0 1.0 1.0 1.0 1.0 Equivalent Loads ONA4 1.0 1.0 1.0 1.0 1.0 1.0 1.0 ONA6 2.1 2.1 2.1 2.1 2.1 2.1 2.1 Size And Power Characteristics Power Characteristicsa Cell Equivalent Gates Static IDD (TJ = 85°C) (nA) EQLpd (Eq-load) ONA2 6.0 TBD 11.7 ONA4 8.0 TBD 12.3 ONA6 12.0 TBD 22.7 3-199 ® Propagation Delays (ns) Conditions: TJ = 25°C, VDD = 5.0V, Typical Process Number of Equivalent Loads 1 4 ONA2 From: Any Input To: Q tPLH tPHL 0.53 0.53 0.62 0.67 Number of Equival.


2018-03-12 : ST2-DC12V-F    ST2-DC9V-F    ST2-DC6V-F    ST2-DC5V-F    ST2-DC3V-F    ST1-DC48V-F    ET3435V-333    ET3435V-183    ST1-DC6V-F    ST1-DC9V-F   


@ 2014 :: Datasheetspdf.com ::
Semiconductors datasheet search & download site (Privacy Policy & Contact)