DatasheetsPDF.com

NT256D64S88A2GM Datasheet

Part Number NT256D64S88A2GM
Manufacturers Nanya Technology
Logo Nanya Technology
Description 256MB DDR SO-DIMM
Datasheet NT256D64S88A2GM DatasheetNT256D64S88A2GM Datasheet (PDF)

NT256D64S88A2GM 256MB : 32M x 64 PC2100 / PC1600 Unbuffered DDR SO-DIMM 200pin One Bank Unbuffered DDR SO-DIMM Based on DDR266/200 32Mx8 SDRAM Features • JEDEC Standard 200-Pin Small Outline Dual In-Line Memory Module (SO-DIMM) DDR SDRAM. • Performance : • 32Mx64 Double Unbuffered DDR SO-DIMM based on 32Mx8 w w a D . w S a t e e h U 4 t m o .c • Data is read or written on both clock edges • DRAM DLL aligns DQ and DQS transitions with clock transitions. • Address and control signals are .

  NT256D64S88A2GM   NT256D64S88A2GM






256MB DDR SO-DIMM

NT256D64S88A2GM 256MB : 32M x 64 PC2100 / PC1600 Unbuffered DDR SO-DIMM 200pin One Bank Unbuffered DDR SO-DIMM Based on DDR266/200 32Mx8 SDRAM Features • JEDEC Standard 200-Pin Small Outline Dual In-Line Memory Module (SO-DIMM) DDR SDRAM. • Performance : • 32Mx64 Double Unbuffered DDR SO-DIMM based on 32Mx8 w w a D . w S a t e e h U 4 t m o .c • Data is read or written on both clock edges • DRAM DLL aligns DQ and DQS transitions with clock transitions. • Address and control signals are fully synchronous to positive clock edge PC1600 - 8B 2 100 10 200 PC2100 - 75B 2.5 133 7.5 266 - 7K 2 133 7.5 266 MHz ns MHz Unit • Programmable Operation: - DIMM CAS Latency: 2, 2.5 - Burst Type: Sequential or Interleave - Burst Length: 2, 4, 8 - Operation: Burst Read and Write Speed Sort DIMM CAS Latency f CK Clock Frequency t CK Clock Cycle f DQ DQ Burst Frequency • Auto Refresh (CBR) and Self Refresh Modes • 13/10/2 Addressing (row/column/bank) • Serial Presence Detect • Gold contacts • Intended for 100 MHz and 133 MHz applications • Inputs and outputs are SSTL-2 compatible • VDD = 2.5Volt ± 0.2, VDDQ = 2.5Volt ± 0.2 • Single Pulsed RAS interface • SDRAMs have 4 internal banks for concurrent operation • Module has one physical bank • Differential clock inputs • Automatic and controlled precharge commands • 7.8 µ s Max. Average Periodic Refresh Interval • SDRAMs in 66-pin TSOP Type II Package Description NT256D64S88A2GM is an unbuffered 200-Pin Double Data Rate (DDR) Sync.


2006-02-20 : PIC16LC74    PIC16LC76    PIC16LC77    PIC16LC72    2N5640    2N5638    2N5639    BU-61743G3-290    BU61743G3-290    BU-6174x   


@ 2014 :: Datasheetspdf.com ::
Semiconductors datasheet search & download site (Privacy Policy & Contact)