January 1997
NDS355AN N-Channel Logic Level Enhancement Mode Field Effect Transistor
General Description
SuperSOTTM-3 N...
January 1997
NDS355AN N-Channel Logic Level Enhancement Mode Field Effect Transistor
General Description
SuperSOTTM-3 N-Channel logic level enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low
voltage applications in notebook computers, portable phones, PCMCIA cards, and other battery powered circuits where fast switching, and low in-line power loss are needed in a very small outline surface mount package.
Features
1.7A, 30 V, RDS(ON) = 0.125 Ω @ VGS = 4.5 V RDS(ON) = 0.085 Ω @ VGS = 10 V. Industry standard outline SOT-23 surface mount package using proprietary SuperSOTTM-3 design for superior thermal and electrical capabilities. High density cell design for extremely low RDS(ON). Exceptional on-resistance and maximum DC current capability. Compact industry standard SOT-23 surface mount package.
_______________________________________________________________________________
D
G
S
Absolute Maximum Ratings
Symbol VDSS VGSS ID PD TJ,TSTG Parameter Drain-Source
Voltage
T A = 25°C unless otherwise noted
NDS355AN 30 ±20
(Note 1a)
Units V V A
Gate-Source
Voltage - Continuous Maximum Drain Current - Continuous - Pulsed Maximum Power Dissipation
(Note 1a) (Note 1b)
1.7 10 0.5 0.46 -55 to 150
W
Operating and Storage Temperature Range
°C
THERMAL CHARACTERISTICS RθJA ...