DatasheetsPDF.com

NB6L611

Part Number	NB6L611
Manufacturer	ON Semiconductor
Description	Differential LVPECL Clock / Data Fanout Buffer
Published	Jan 12, 2007
Detailed Description	NB6L611 2.5V / 3.3V 1:2 Differential LVPECL Clock / Data Fanout Buffer Multi−Level Inputs with Internal Termination h...
Datasheet	NB6L611 PDF File

Overview

NB6L611 2.
5V / 3.
3V 1:2 Differential LVPECL Clock / Data Fanout Buffer Multi−Level Inputs with Internal Termination http://onsemi.
com Description The NB6L611 is a differential 1:2 clock or data fanout buffer.
The differential inputs incorporate internal 50 W termination resistors that are accessed through the VTD pins and will accept LVPECL, CML, LVDS, LVCMOS or LVTTL logic levels.
The VREFAC reference output can be used to rebias capacitor−coupled differential or single−ended input signals.
When used, decouple VREFAC with a 0.
01 mF capacitor and limit current sourcing or sinking to 0.
5 mA.
When used, decouple VREFAC with a 0.
01 mF capacitor and limit current sourcing or sinking to 0.
5 m...

Similar Datasheet

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)