DatasheetsPDF.com

MC74F373 Datasheet

Part Number MC74F373
Manufacturers Motorola
Logo Motorola
Description OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS
Datasheet MC74F373 DatasheetMC74F373 Datasheet (PDF)

MC54/74F373 OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS The MC54/74F373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH the bus output is in the high impedance state. OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS FAST™ SCHOTTKY TTL • Eight La.

  MC74F373   MC74F373






Part Number MC74F379
Manufacturers Motorola
Logo Motorola
Description QUAD PARALLEL REGISTER WITH ENABLE
Datasheet MC74F373 DatasheetMC74F379 Datasheet (PDF)

MC54/74F379 QUAD PARALLEL REGISTER The MC54/74F379 is a 4-bit register with a buffered common enable. This device is similar to the F175 but features the common Enable rather than common Master Reset. The F379 consists of four edge-triggered D-type flip-flops with individual D inputs and Q and Q outputs. The Clock (CP) and Enable (E) inputs are common to all flip-flops. When E is HIGH, the register will retain the present data independent of the CP input. The Dn and E inputs can change when the .

  MC74F373   MC74F373







Part Number MC74F378
Manufacturers Motorola
Logo Motorola
Description PARALLEL D REGISTER WITH ENABLE
Datasheet MC74F373 DatasheetMC74F378 Datasheet (PDF)

MC54/74F378 PARALLEL D REGISTER WITH ENABLE The MC54/74F378 is a 6-bit register with a buffered common enable. This device is similar to the F174 but with common Enable rather than common Master Reset. The F378 consists of six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The Clock (CP) and Enable (E) inputs are common to all flip-flops. When the E input is LOW, new data is entered into the register on the LOWto-HIGH transition of the CP input. When the E input is HIGH.

  MC74F373   MC74F373







Part Number MC74F377
Manufacturers Motorola
Logo Motorola
Description OCTAL D FLIP-FLOP WITH ENABLE
Datasheet MC74F373 DatasheetMC74F377 Datasheet (PDF)

MC74F377 OCTAL D FLIP-FLOP WITH ENABLE The MC74F377 is a high-speed 8-Bit Register. The register consists of eight D-Type Flip-Flops with individual D inputs and Q outputs. The common buffered clock (CP) input loads all flip-flops simultaneously when the Enable (E) is LOW. This device is supplied in a 20-pin package. • High Impedance NPN Base Inputs for Reduced Loading (20 µA in • • • • • HIGH and LOW States) Ideal for Addressable Register Applications Enable for Address and Data Synchronizatio.

  MC74F373   MC74F373







Part Number MC74F374
Manufacturers Motorola
Logo Motorola
Description OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
Datasheet MC74F373 DatasheetMC74F374 Datasheet (PDF)

MC54/74F374 OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS The MC54/74F374 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable (OE) are common to all flip-flops. OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS FAST™ SCHOTTKY TTL • • • • Edge-triggered D-Type Inputs Buffered Positive Edge-triggered Clock 3-State Outputs for Bus-Oriented Applications ESD > 4000 V.

  MC74F373   MC74F373







OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS

MC54/74F373 OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS The MC54/74F373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH the bus output is in the high impedance state. OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS FAST™ SCHOTTKY TTL • Eight Latches in a Single Package • 3-State Outputs for Bus Interfacing • ESD > 4000 Volts CONNECTION DIAGRAM (TOP VIEW) VCC 20 O7 19 D7 18 D6 17 O6 16 O5 15 D5 14 D4 13 O4 12 LE 11 20 1 J SUFFIX CERAMIC CASE 732-03 N SUFFIX PLASTIC CASE 738-03 20 1 1 OE 2 O0 3 D0 4 D1 5 O1 6 O2 7 D2 8 D3 9 O3 10 GND 20 LOGIC SYMBOL 3 4 7 8 13 14 17 18 1 DW SUFFIX SOIC CASE 751D-03 ORDERING INFORMATION MC54FXXXJ Ceramic MC74FXXXN Plastic MC74FXXXDW SOIC 11 1 D0 D1 D2 D3 D4 D5 D6 D7 LE OE O0 O1 O2 O3 O4 O5 O6 O7 2 5 6 9 12 15 16 19 VCC = PIN 20 GND = PIN 10 GUARANTEED OPERATING RANGES Symbol VCC TA Supply Voltage Operating Ambient Temperature Range Parameter 54, 74 54 74 IOH IOL Output Current — HIGH Output Current — LOW 54, 74 54, 74 Min 4.5 –55 0 Typ 5.0 25 25 Max 5.5 125 70 –3.0 24 mA mA Unit V °C FAST AND LS TTL DATA 4-167 MC54/74F373 FUNCTIONAL DESCRIPTION The F373 contains eight D-type latches with 3-state output buffers. When the Latch Enable (LE) input is HIGH, data on the Dn inpu.


2005-09-03 : MTD3N25E    MTD3302    MTD3055VL    MTD3055VL    MTD3055V    MTD3055V    MTD3055V    MTD3055EL    MTD3010PM    LM1112   


@ 2014 :: Datasheetspdf.com ::
Semiconductors datasheet search & download site (Privacy Policy & Contact)