www.DataSheet4U.com
Renesas LSIs
M6MGB/T321S8TP
33,554,432-BIT (2,097,152 - WORD BY 16-BIT/4,194,304-WORD BY 8-BIT) CM...
www.DataSheet4U.com
Renesas LSIs
M6MGB/T321S8TP
33,554,432-BIT (2,097,152 - WORD BY 16-BIT/4,194,304-WORD BY 8-BIT)
CMOS 3.0V-ONLY FLASH MEMORY & 8,388,608-BIT (524,288-WORD BY 16-BIT/1,048,576-WORD BY 8-BIT)
CMOS SRAM Stacked - µ MCP (micro Multi Chip Package)
Description
M6MGB/T321S8TP provides for Software Lock Release function. Usually, all memory blocks are locked and can not be programed or erased, when F-WP# is low. Using Software Lock Release function, program or erase operation 32M-bit Flash memory is a 4,194,304 bytes / 2,097,152 words, can be excuted. 3.0V-only, and high performance non-volatile memory fabricated by
CMOS technology for the peripheral circuit and Features DINOR (Divided bit-line NOR) architecture for the memory cell. Access Time Flash 85ns (Max.) 8M-bit SRAM is a 1,048,576 bytes / 524,288 words SRAM 85ns (Max.) asynchronous SRAM fabricated by silicon-gate
CMOS technology. Supply
Voltage VCC=2.7 ~ 3.0V The M6MGB/T321S8TP is a Stacked micro Multi Chip Package (S- µMCP) that contents 32M-bit Flash memory and 8M-bit Static RAM in a 52-pin TSOP. M6MGB/T321S8TP is suitable for the application of the mobile-communication-system to reduce both the mount space and weight. Ambient Temperature Package Ta=-20 ~ 85 °C 52pin TSOP(Type-II), Lead pitch 0.4mm
Application
Mobile communication products
PIN CONFIGURATION (TOP VIEW)
A15 A14 A13 A12 A11 A10 A9 A8 A19 S-CE1# WE# F-RP# F-WP# S-VCC S-CE2 F-RY/BY# A20 A18 A17 A7 A6 A5 A4 A3 A2 A1 1 2 3 4 5 6 7 8 9 10 11...