www.DataSheet4U.com
ESMT
DDR SDRAM
Features
z z z z z z z z z z z z z z z z z z z z z
M13S256328A
2M x 32 Bit x 4 Banks Double Data Rate SDRAM
JEDEC Standard Internal pipelined double-data-rate architecture, two data access per clock cycle Bi-directional data strobe (DQS) On-chip DLL Differential clock inputs (CLK and CLK ) DLL aligns DQ and DQS transitio...
