DatasheetsPDF.com

M11B416256A

ETC

256 K x 16 DRAM EDO PAGE MODE

EliteMT DRAM FEATURES X16 organization EDO (Extended Data-Output) access mode 2 CAS Byte/Word Read/Write operation Singl...


ETC

M11B416256A

File Download Download M11B416256A Datasheet


Description
EliteMT DRAM FEATURES X16 organization EDO (Extended Data-Output) access mode 2 CAS Byte/Word Read/Write operation Single 5V ( ± 10%) power supply TTL-compatible inputs and outputs 512-cycle refresh in 8ms Refresh modes : RAS only, CAS BEFORE RAS (CBR) and HIDDEN JEDEC standard pinout Key AC Parameter tRAC -25 -28 -30 -35 -40 25 28 30 35 40 tCAC 8 9 9 10 11 tRC 43 48 55 65 75 tPC 10 11 12 14 16 M11B416256A 256 K x 16 DRAM EDO PAGE MODE ORDERING INFORMATION - PACKAGE 40-pin 400mil SOJ 44 / 40-pin 400mil TSOP (TypeII) PRODUCT NO. M11B416256A-25J M11B416256A-28J M11B416256A-30J M11B416256A-35J M11B416256A-40J M11B416256A-25T M11B416256A-28T M11B416256A-30T M11B416256A-35T M11B416256A-40T PACKING TYPE SOJ TSOPII GENERAL DESCRIPTION The M11B416256A is a randomly accessed solid state memory, organized as 262,144 x 16 bits device. It offers Extended Data-Output , 5V( ± 10%) single power supply. Access time (-25,-28,-30,-35,-40) and package type (SOJ, TSOP II) are optional features of this family. All these family have CAS - before - RAS , RAS -only refresh and Hidden refresh capabilities. Two access modes are supported by this device : Byte access and Word access. Use only one of the two CAS and leave the other staying high will result in a BYTE access. WORD access happens when two CAS ( CASL , CASH ) are used. CASL transiting low during READ or WRITE cycle will output or input data into the lower byte (IO0~IO7), and CASH transiting low will output or input data into the upper ...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)