W °C °C °C °C V~ g • Silicon chip on Direct-Copper-Bond substrate - High power dissipation - Isolated mounting surface - 2500V electrical isolation • Low drain to tab capacitance(<30pF) • Low RDS (on) HDMOSTM process • Rugged polysilicon gate cell st...