IS61S6432
ISSIĀ®
64K x 32 SYNCHRONOUS PIPELINE STATIC RAM
JUNE 2001
FEATURES
Internal self-timed write cycle Individual Byte Write Control and Global Write Clock controlled, registered address, data and
control Pentiumā¢ or linear burst sequence control using
MODE input Three chip enables for simple depth expansion
and address pipelining Common...