TECHNICAL DATA
IN74HC273A
Octal D Flip-Flop with Common Clock and Reset
High-Performance Silicon-Gate CMOS
The IN74HC2...
TECHNICAL DATA
IN74HC273A
Octal D Flip-Flop with Common Clock and Reset
High-Performance Silicon-Gate
CMOS
The IN74HC273A is identical in pinout to the LS/ALS273. The device inputs are compatible with standard
CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs. This device consists of eight D flip-flops with common Clock and Reset inputs. Each flip-flop is loaded with a low-to-high transition of the Clock input. Reset is asynchronous and active low. Outputs Directly Interface to
CMOS, NMOS, and TTL Operating
Voltage Range: 2.0 to 6.0 V Low Input Current: 1.0 µA High Noise Immunity Characteristic of
CMOS Devices
ORDERING INFORMATION IN74HC273AN Plastic IN74HC273ADW SOIC TA = -55° to 125° C for all packages
PIN ASSIGNMENT LOGIC DIAGRAM
FUNCTION TABLE
PIN 20=VCC PIN 10 = GND Inputs Reset L H H H H X = don’t care L Clock X D X H L X X Output Q L H L no change no change
w
w
w
.d
h s a t a
ee
. u t4
m o c
1
www.DataSheet4U.com
IN74HC273A
MAXIMUM RATINGS*
Symbol VCC VIN VOUT IIN IOUT ICC PD Tstg TL
*
Parameter DC Supply
Voltage (Referenced to GND) DC Input
Voltage (Referenced to GND) DC Output
Voltage (Referenced to GND) DC Input Current, per Pin DC Output Current, per Pin DC Supply Current, VCC and GND Pins Power Dissipation in Still Air, Plastic DIP+ SOIC Package+ Storage Temperature Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)
Value -0.5 to +7.0 -1.5 to VCC +1.5 -0.5 to VCC +0.5 ±20 ±35 ±75 7...