DatasheetsPDF.com

IDT82V3012

Integrated Device

T1/E1/OC3 WAN PLL

T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS FEATURES • Supports AT&T TR62411 and Telcordia GR-1244-CORE Stratum 3, Stra...


Integrated Device

IDT82V3012

File Download Download IDT82V3012 Datasheet


Description
T1/E1/OC3 WAN PLL WITH DUAL REFERENCE INPUTS FEATURES Supports AT&T TR62411 and Telcordia GR-1244-CORE Stratum 3, Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces Supports ITU-T G.813 Option 1 clocks Supports ITU-T G.812 Type IV clocks Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing for E1 interface Selectable reference inputs: 8 kHz, 1.544 MHz, 2.048 MHz or 19.44 MHz Accepts two independent reference inputs which may have same or different nominal frequencies applied to them Provides C1.5o, C3o, C2o, C4o, C6o, C8o, C16o, C19o and C32o output clock signals Provides 7 types of 8 kHz framing pulses: F0o, F8o, F16o, F19o, F32o, RSP and TSP IDT82V3012 Provides a C2/C1.5 output clock signal with the frequency controlled by the selected reference input Fref0 or Fref1 Holdover frequency accuracy of 0.025 ppm Phase slope of 5 ns per 125 µs Attenuates wander from 2.1 Hz Fast lock mode Provides Time Interval Error (TIE) correction MTIE of 600 ns JTAG boundary scan Holdover status indication Freerun status indication Normal status indication Lock status indication Input reference quality indication 3.3 V operation with 5 V tolerant I/O Package available: 56-pin SSOP FUNCTIONAL BLOCK DIAGRAM TDO TDI OSCi TCLR RST VDD VSS VDD VSS VDD VSS VDD VSS C2/C1.5 TCK TMS TRST Fref0 Fref1 IN_sel FLOCK DPLL JTAG OSC C32o C19o C19POS C19NEG TIE Control Block Virtual Reference Reference Input Switch C16o C8o C4o C2o C3o C1.5o C6o F...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)