DatasheetsPDF.com

IDT54FCT16823ET Datasheet

Part Number IDT54FCT16823ET
Manufacturers Integrated Device Technology
Logo Integrated Device Technology
Description FAST CMOS 18-BIT REGISTER
Datasheet IDT54FCT16823ET DatasheetIDT54FCT16823ET Datasheet (PDF)

FAST CMOS 18-BIT REGISTER Integrated Device Technology, Inc. IDT54/74FCT16823AT/BT/CT/ET IDT54/74FCT162823AT/BT/CT/ET FEATURES: • Common features: – 0.5 MICRON CMOS Technology – High-speed, low-power CMOS replacement for ABT functions – Typical tSK(o) (Output Skew) < 250ps – Low input and output leakage ≤1µ A (max.) – ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) – Packages include 25 mil pitch SSOP, 19.6 mil pitch TSSOP, 15.7 mil pitch TVSOP and 25 mi.

  IDT54FCT16823ET   IDT54FCT16823ET






FAST CMOS 18-BIT REGISTER

FAST CMOS 18-BIT REGISTER Integrated Device Technology, Inc. IDT54/74FCT16823AT/BT/CT/ET IDT54/74FCT162823AT/BT/CT/ET FEATURES: • Common features: – 0.5 MICRON CMOS Technology – High-speed, low-power CMOS replacement for ABT functions – Typical tSK(o) (Output Skew) < 250ps – Low input and output leakage ≤1µ A (max.) – ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) – Packages include 25 mil pitch SSOP, 19.6 mil pitch TSSOP, 15.7 mil pitch TVSOP and 25 mil pitch Cerpack – Extended commercial range of -40°C to +85°C – VCC = 5V ±10% • Features for FCT16823AT/BT/CT/ET: – High drive outputs (-32mA IOH, 64mA IOL) – Power off disable outputs permit “live insertion” – Typical VOLP (Output Ground Bounce) < 1.0V at VCC = 5V, TA = 25°C • Features for FCT162823AT/BT/CT/ET: – Balanced Output Drivers: ±24mA (commercial), ±16mA (military) – Reduced system switching noise – Typical VOLP (Output Ground Bounce) < 0.6V at VCC = 5V,TA = 25°C DESCRIPTION: The FCT16823AT/BT/CT/ET and FCT162823AT/BT/CT/ ET 18-bit bus interface registers are built using advanced, dual metal CMOS technology. These high-speed, low-power registers with clock enable (xCLKEN) and clear (xCLR) controls are ideal for parity bus interfacing in high-performance synchronous systems. The control inputs are organized to operate the device as two 9-bit registers or one 18-bit register. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis fo.


2005-04-03 : STK4110    STK4111    STK4112    4511    4511B    FQ08E    2SC4491    2SC4492    2SC4493    2SC4495   


@ 2014 :: Datasheetspdf.com ::
Semiconductors datasheet search & download site (Privacy Policy & Contact)