DatasheetsPDF.com

ICS83056I-01

Renesas

SINGLE-ENDED LVCMOS MULTIPLEXER

6-BIT, 2:1, SINGLE-ENDED LVCMOS MULTIPLEXER ICS83056I-01 General Description Features The ICS83056I-01 is a 6-bit, 2...


Renesas

ICS83056I-01

File Download Download ICS83056I-01 Datasheet


Description
6-BIT, 2:1, SINGLE-ENDED LVCMOS MULTIPLEXER ICS83056I-01 General Description Features The ICS83056I-01 is a 6-bit, 2:1, Single-ended ICS LVCMOS Multiplexer and a member of the HiPerClockS™ HiPerClockS™ family of High Performance Clock Solutions from IDT. The ICS83056I-01 has two selectable single-ended LVCMOS clock inputs and six single-ended LVCMOS clock outputs. The outputs have a VDDO which may be set at 3.3V, 2.5V, or 1.8V, making the device ideal for use in voltage translation applications. An output enable pin places the output in a high impedance state which may be useful for testing or debug. Possible applications include systems with up to 6 transceivers which need to be independently set for different rates. For example, a board may have six transceivers, each of which need to be independently configured for 1 Gigabit Ethernet or 1 Gigabit Fibre Channel rates. Another possible application may require the ports to be independently set for FEC (Forward Error Correction) or non-FEC rates. The device operates up to 250MHz and is packaged in a 20 TSSOP. Block Diagram CLK0 Pulldown 0 Q0 CLK1 Pulldown 1 SEL0 Pulldown 6-Bit, 2:1 single-ended LVCMOS multiplexer Maximum output frequency: 250MHz Additive phase jitter, RMS at 155.52MHz (12kHz - 20MHz): 0.18ps (typical) Operating supply modes: Core/Output VDD/VDDO 3.3V/3.3V 3.3V/2.5V 3.3V/1.8V 2.5V/2.5V 2.5V/1.8V -40°C to 85°C ambient operating temperature Available in both standard (RoHS 5...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)