HY510N

¯E¶§¦³--¤½¥q ` HY510N PC POWER SUPPLY SUPERVISOR Data Sheet REV. 1.30 September 21, 2004 The information in this document is subject to change without notice. ¥x¥_¥«¤j¦w°Ïª×Àsµó 1¸¹11¼Ó TEL:886-2-23775117 FAX:886-2-23773189 Email:[email protected] http://www.Datasheet4U.com HY510N Rev. 1.30 GENERAL DESCRIPTION The HY510N provides protection circuits, power good output (PGO), fault protection latch (FPL_N), and a protection detector function (PDON_N) control. It can minimize external components of switching power supply systems in personal computer. The Over Voltage Detector (OVD) monitors 3.3V, 5V, 12V input voltage level. The Under Voltage Detector (UVD) monitors 3.3V, 5V input voltage level. When OVD or UVD detect the fault voltage level, the FPL_N is latched HIGH and PGO go low. The latch can be reset by PDON_N goo HIGH. There is 2.4 ms delay time for PDON_N turn off FPL_N. When OVD and UVD detect the right voltage level, the power good output (PGO) will be issue. FEATURES The Over Voltage Detector (OVD) monitors 3.3V, 5V, 12V input voltage level. The Under Voltage Detector (UVD) monitors 3.3V, 5V input voltage level. Both of the power good output (PGO) and fault protection latch (FPL_N) are Open Drain Output. 75 ms time delay for UVD. 300 ms time delay for PGO. 38 ms for PDON_N input signal De–bounce. 73 us for internal signal De–glitches. 2.4 ms time delay for PDON_N turn-off FPL_N. ESD voltage up to 4000V as tested under MIL–STD–883D, Met...