(HY27xx Series) 2G-Bit NAND Flash
Document Title
2Gbit (256Mx8bit / 128Mx16bit) NAND Flash Memory Revision History
w
w
w
.D
0.0
at
h S a
t e e
4U...
Description
Document Title
2Gbit (256Mx8bit / 128Mx16bit) NAND Flash Memory Revision History
w
w
w
.D
0.0
at
h S a
t e e
4U
.
m o c
Preliminary HY27UG(08/16)2G2M Series HY27SG(08/16)2G2M Series 2Gbit (256Mx8bit / 128Mx16bit) NAND Flash
Revision No.
History
Initial Draft. 1) Add Errata tCLS Specification Relaxed value 0 5 Case Specification Read(all) Except for tCLH tWP tALS tALH 10 15 tRC 50 50 60 25 45 0 5 10 15 tDS 20 25 tWC 50 70 tR 25us 27us
Draft Date
Nov. 19. 2004
Remark
Preliminary
tRP tREH tREA 20 20 25 20 20 30 30
0.1
Relaxed value ID Read ID Read 2) Add note.4(table14)
3) Add application note(Power on/off Sequence & Auto sleep mode) - Texts & figures are added. 4) Change AC parameters Case Before After x8, x16 x8 x16 tDH 10 10 15
1) Change AC parameters
0.2
w
Before Afer
w
w
.D
x8 x16
t a
tDH 10 15 15
S a
e h
30
30
t e
U 4
.c
m o
Jan. 20. 2005
Preliminary
case
x8, x16
2) Add tADL(=100ns) parameters 3) Add Muliti Die Concurrent Operations and Extended Read Status - Texts and table are added. 4) Edit Table.8 5) Change FBGA Package Dimension
Mar. 03. 2005 Preliminary
Rev 0.2 / Mar. 2005
w
w
w
.D
at
h S a
t e e
4U
.
m o c
1
Preliminary HY27UG(08/16)2G2M Series HY27SG(08/16)2G2M Series 2Gbit (256Mx8bit / 128Mx16bit) NAND Flash FEATURES SUMMARY
HIGH DENSITY NAND FLASH MEMORIES - Cost effective solutions for mass storage applications NAND INTERFACE - x8 or x16 bus width. - Multiplexed Address/ Data - Pinout compatibility for all de...
Similar Datasheet