www.DataSheet4U.com
HD74SSTV16857
1:1 14-bit SSTL_2 Registered Buffer
ADE-205-336F (Z) Rev.6 June. 2001 Description
Th...
www.DataSheet4U.com
HD74SSTV16857
1:1 14-bit SSTL_2 Registered Buffer
ADE-205-336F (Z) Rev.6 June. 2001 Description
The HD74SSTV16857 is a 14-bit registered buffer designed for 2.3 V to 2.7 V Vcc operation and LV
CMOS reset (RESET) input / SSTL_2 data (D) inputs and CLK input. Data flow from D to Q is controlled by differential clock pins (CLK, CLK) and the RESET. Data is triggered on the positive edge of the positive clock (CLK), and the negative clock (CLK) must be used to maintain noise margins. When RESET is low, all registers are reset and all outputs are low. To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.
Features
Supports LV
CMOS reset (RESET) input / SSTL_2 data (D) inputs and CLK input Differential SSTL_2 (Stub series terminated logic) CLK signal Flow through architecture optimizes PCB layout Package type
Package type TSSOP-48 pin TVSOP-48 pin Package code TTP-48DB TTP-48DEV Package suffix T N Taping code EL (1,000 pcs / Reel) EL (1,000 pcs / Reel)
HD74SSTV16857
Function Table
Inputs RESET L H H H H: L: X: ↑: ↓: Note: CLK X ↓ ↓ L or H CLK X ↑ ↑ H or L D X H L X L H L Q0
*1
Output Q
High level Low level Immaterial Low to high transition High to low transition 1. Output level before the indicated steady state input conditions were established.
Rev.6, Jun. 2001, page 2 of 15
HD74SSTV16857
Pin Arrangement
Q1 1 Q2 2 GND 3 V DDQ 4 Q3 5 Q4 6 Q5 7 GND 8 V DDQ 9 Q6 10 Q7 ...