72-Mbit QDR II+ SRAM Four-Word Burst Architecture
Description
CY7C15632KV18
72-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
72-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
Features
■ Separate Independent Read and Write Data Ports ❐ Supports concurrent transactions
■ 500 MHz Clock for High Bandwidth
■ Four-word Burst for Reducing Address Bus Frequency
■ Double Dat...
Similar Datasheet
