|
Part Number
|
CY7C1243KV18 |
|
Manufacturer
|
Cypress Semiconductor |
|
Description
|
36-Mbit QDR II SRAM 4-Word Burst Architecture |
|
Published
|
Apr 15, 2011 |
|
Datasheet
|
 CY7C1243KV18 PDF File
|
Features
■
Configurations
With Read Cycle Latency of 2.0 cycles: CY7C1241KV18 – 4 M × 8 CY7C1256KV18 – 4 M × 9 CY7C1243KV18 – 2 M × 18 CY7C1245KV18 – 1 M × 36
Separate independent read and write data ports ❐ Supports concurrent transactions 450 MHz clock fo...
Similar Datasheet
