General
• High-performance, Low-power secureAVR RISC Architecture • • • • • •
– 133 Powerful Instructions (Most Executed in a Single Clock Cycle) – Linear Addressing of up to 8M Bytes of Code and up to 16M Bytes of Data Low-power Idle and Power-down...