DatasheetsPDF.com

■ ■ ■ ■ ■ ■ ■ Single-ended input Selectable capture buffer size PLL for clock multiplication Reference Ladder Top and Bottom accessible Linear power scaling with sample rate FPGA training pattern Power-down feature Key Specifications ■ ■ ■ ■ ■ ■ (PL...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)