4.8 kHz Ultra-Low Noise 24-Bit Sigma-Delta ADC
www.DataSheet4U.com
4.8 kHz Ultra-Low Noise 24-Bit Sigma-Delta ADC with PGA
Preliminary Technical Data
FEATURES
RMS No...
Description
www.DataSheet4U.com
4.8 kHz Ultra-Low Noise 24-Bit Sigma-Delta ADC with PGA
Preliminary Technical Data
FEATURES
RMS Noise: 7 nV @ 4.7 Hz (gain = 128) 16.5 noise free bits @ 2.4 kHz (gain = 128) Up to 23 noise free bits (gain = 1) Offset drift: 5 nV/°C Gain drift: 2 ppm/°C Specified drift over time Programmable gain (1 – 128) Update rate: 4.7 Hz to 4.8 kHz Internal or external clock Simultaneous 50 Hz/60 Hz rejection Four general purpose digital outputs Power supply: 3 V to 5.25 V Current: 6 mA Temperature range: –40°C to +105°C PLC/DCS Analog Input Modules Data Acquisition Medical and Scientific instrumentation
AD7190
GENERAL DESCRIPTION
The AD7190 is a low noise, complete analog front end for high precision measurement applications. It contains a low noise, 24bit ∑-∆ ADC. The on-chip low noise gain stage means that signals of small amplitude can be interfaced directly to the ADC. The device can be configured to have two differential inputs or four pseudo-differential inputs. The device can be operated with either the internal clock or an external clock. The output data rate from the part can be varied from 4.7 Hz to 4.8 kHz. The device can be operated with a sinc3 or a sinc4 digital filter. At the lower update rates, the sinc3 is useful to optimize the settling time. The benefit of the sinc4 at low update rates is the superior 50 Hz/60 Hz rejection. At the higher update rates, the sinc4 filter gives best noise performance. For applications that require all conversions to...
Similar Datasheet