isc Silicon NPN Power Transistor
DESCRIPTION ·Excellent Safe Operating Area ·Low Collector-Emitter Saturation Voltage ·The device employs the popular JEDEC TO-3 ·100% avalanche tested ·Minimum Lot-to-Lot variations for robust device performance
and ...
2N5466 PDF File
