DatasheetsPDF.com

IDT72V3676

Part Number	IDT72V3676
Manufacturer	Integrated Device Technology
Description	3.3 VOLT CMOS TRIPLE BUS FIFO
Published	Mar 25, 2010
Detailed Description	3.3 VOLT CMOS TRIPLE BUS SyncFIFOTM WITH BUS-MATCHING 2,048 x 36 x 2 4,096 x 36 x 2 8,192 x 36 x 2 www.DataSheet4U.com ...
Datasheet	IDT72V3676 PDF File

Overview

3.
3 VOLT CMOS TRIPLE BUS SyncFIFOTM WITH BUS-MATCHING 2,048 x 36 x 2 4,096 x 36 x 2 8,192 x 36 x 2 www.
DataSheet4U.
com IDT72V3656 IDT72V3666 IDT72V3676 • • • • • • • FEATURES • • • • • • Memory storage capacity: IDT72V3656 – 2,048 x 36 x 2 IDT72V3666 – 4,096 x 36 x 2 IDT72V3676 – 8,192 x 36 x 2 Clock frequencies up to 100 MHz (6.
5ns access time) Two independent FIFOs buffer data between one bidirectional 36-bit port and two unidirectional 18-bit ports (Port C receives and Port B transmits) 18-bit (word) and 9-bit (byte) bus sizing of 18 bits (word) on Ports B and C Select IDT Standard timing (using EFA , EFB , FFA , and FFC flag functions) or First Word Fall Through Timing (using ORA, ORB, IRA, and IRC flag functions) Programmable Almost-Empty and Almost-Full flags; each has five default offsets (8, 16, 64, 256 and 1,024) • • • • • Serial or parallel programming of partial flags Big- or Little-Endian format for word and byte bus sizes Loopback mode on Port A Retransmit Capability Master Reset clears data and configures FIFO, Partial Reset clears data but retains configuration settings Mailbox bypass registers for each FIFO Free-running CLKA, CLKB and CLKC may be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted) Auto power down minimizes power dissipation Available in a space-saving 128-pin Thin Quad Flatpack (TQFP) Pin and functionally compatible versions of the 5V parts, IDT723656/723666/723676 Pin compatible to the lower density parts, IDT72V3626/3636/3646 Industrial temperature range (–40° C to +85°C) is available FUNCTIONAL BLOCK DIAGRAM MBF1 CLKA CSA W/RA ENA MBA LOOP MRS1 PRS1 Mail 1 Register Output BusMatching Output Register Input Register Port-A Control Logic 18 B0-B17 36 RAM ARRAY 2,048 x 36 4,096 x 36 8,192 x 36 36 FIFO1, Mail1 Reset Logic 36 Port-B Control Logic Write Pointer Read Pointer CLKB RENB CSB MBB SIZEB FFA/IRA AFA FS2 FS0/SD FS1/SEN A0-A35 EFA/ORA AEA FIFO1 Status F...

Similar Datasheet

IDT72V36100 CMOS FIFO - Integrated Device Tech
IDT72V36100 3.3 VOLT HIGH-DENSITY SUPERSYNC FIFO - Renesas
IDT72V36102 3.3 VOLT CMOS SyncBiFIFO - Integrated Device Technology
IDT72V36103 3.3 VOLT CMOS SyncFIFO - Integrated Device Technology
IDT72V36104 3.3 VOLT CMOS SyncBiFIFO - Integrated Device Technology
IDT72V36106 3.3 VOLT CMOS TRIPLE BUS SyncFIFO - Integrated Device Technology
IDT72V3611 CMOS FIFO memories - IDT
IDT72V36110 CMOS FIFO memories - Integrated Device Tech
IDT72V36110 3.3 VOLT HIGH-DENSITY SUPERSYNC FIFO - Renesas
IDT72V3612 CMOS FIFO memories - IDT

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)