Flow-Through SRAM - Cypress Semiconductor
Description
CY7C1461AV33 www.
DataSheet4U.
com CY7C1463AV33, CY7C1465AV33
36 Mbit (1M x 36/2 M x 18/512K x 72) Flow-Through SRAM with NoBL™ Architecture
Features
■ ■
Functional Description
The CY7C1461AV33/CY7C1463AV33/CY7C1465AV33[1] are 3.
3V, 1M x 36/2M x 18/512K x 72 Synchronous Flow-Through Burst SRAMs designed specifically to support unlimited true back-to-back read and write operations without the insertion of wait states.
The CY7C1461AV33/CY7C1463AV33/CY7C1465AV33 is equipped with the advanced NoBL logic required to enable consecutive read and write operations with data being transferred on every clock cycle.
This feature dramatically improves the throughput of data through the SRAM, especially in systems that require frequent write-read transitions.
All synchronous inputs pass through input registers controlled by the rising edge of the clock.
The clock input is qualified by the Clock Enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle.
Maximum access delay from the clock rise is 6.
5 ns (133 MHz device).
Write operations are controlled by the two or four Byte Write Select (BWX) and a Write Enable (WE) input.
All writes are conducted with on-chip synchronous self timed write circuitry.
Three synchronous Chip Enables (CE1, CE2, CE3) and an asynchronous Output Enable (OE) provide for easy bank selection and output tri-state control.
To avoid bus contention, the output drivers are synchronously tri-stated during the data portion of a write sequence.
No Bus Latency™ (NoBL™) architecture eliminates dead cycles between write and read cycles Supports up to 133 MHz bus operations with zero wait states ❐ Data is transferred on every clock Pin compatible and functionally equivalent to ZBT™ devices Internally self timed output buffer control to eliminate the need to use OE Registered inputs for flow through operation Byte write capability 3.
3V and 2.
5V IO power supply Fast clock-to-output times ❐ 6.
5 ns (for 133 MHz device) Clock Enab...
Similar Datasheet
