DatasheetsPDF.com

CY7C199C

Part Number	CY7C199C
Manufacturer	Cypress Semiconductor
Description	32K x 8 Static RAM
Published	Jan 7, 2010
Detailed Description	CY7C199C 32K x 8 Static RAM Features • Fast access time: 12 ns, 15 ns, 20 ns, and 25 ns • Wide voltage range: 5.0V ± 10...
Datasheet	CY7C199C PDF File

Overview

CY7C199C 32K x 8 Static RAM Features • Fast access time: 12 ns, 15 ns, 20 ns, and 25 ns • Wide voltage range: 5.
0V ± 10% (4.
5V to 5.
5V) • CMOS for optimum speed/power • TTL–compatible Inputs and Outputs • Available in 28 DIP, 28 SOJ, and 28 TSOP I.
• 2.
0V Data Retention • Low CMOS standby power • Automated Power–down when deselected General Description1 The CY7C199C is a high–performance CMOS Asynchronous SRAM organized as 32K by 8 bits that supports an asynchronous memory interface.
The device features an automatic power–down feature that significantly reduces power consumption when deselected.
See the Truth Table in this datasheet for a complete description of read and write modes.
The CY7C199C is available in 28 DIP, 28 SOJ, and 28 TSOP I package(s).
Logic Block Diagram Input Buffer Row Decoder RAM Array Sense Amps I/Ox CE www.
DataSheet4U.
com Column Decoder Power Down Circuit WE OE A X X Product Portfolio 12 ns Maximum Access Time Maximum Operating Current Maximum CMOS Standby Current (low power) 12 85 500 15 ns 15 80 500 20 ns 20 75 500 25 ns 25 75 500 Unit ns mA uA Notes: 1.
For best–practices recommendations, please refer to the Cypress application note System Design Guidelines on www.
cypress.
com.
Cypress Semiconductor Corporation Document #: 38-05408 Rev.
*A • 3901 North First Street • San Jose, CA 95134 • 408-943-2600 Revised September 11, 2003 CY7C199C Pin Layout and Specifications 28 DIP (6.
9 x 35.
6 x 3.
5 mm) – P21 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 I/O0 I/O1 I/O2 VSS 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 VCC WE A4 A3 A2 A1 OE A0 CE I/O7 I/O6 I/O5 I/O4 I/O3 www.
DataSheet4U.
com OE A1 A2 A3 A4 WE VCC A5 A6 A7 A8 A9 A10 A11 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 TSOP I (8 x 13.
4 x 1.
2 mm) – Z28 28 27 26 25 24 23 22 21 20 19 18 17 16 15 A0 CE I/O7 I/O6 I/O5 I/O4 I/O3 VSS I/O2 I/O1 I/O0 A14 A13 A12 Document #: 38-05408 Rev.
*A Page 2 of 12 CY7C199C Pin Layout and Specifications (continued) 28 SOJ (...

Similar Datasheet

CY7C190 (CY7C190 / CY7C189) 16 x 4 Static R/W RAM - Cypress Semiconductor
CY7C1910BV18 1.8V Synchronous Pipelined SRAM - Cypress Semiconductor
CY7C1911BV18 (CY7C1x1xBV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture - Cypress Semiconductor
CY7C1911CV18 (CY7C1x1xCV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture - Cypress Semiconductor
CY7C1911JV18 (CY7C1x1xJV18) 18-Mbit QDR II SRAM 4-Word Burst Architecture - Cypress Semiconductor
CY7C1911KV18 18-Mbit QDR II SRAM Four-Word Burst Architecture - Cypress Semiconductor
CY7C1916BV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture - Cypress Semiconductor
CY7C1916CV18 (CY7C1xxxCV18) 18-Mbit DDR-II SRAM 2-Word Burst Architecture - Cypress Semiconductor
CY7C1916JV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture - Cypress Semiconductor
CY7C1916KV18 18-Mbit DDR II SRAM Two-Word Burst Architecture - Cypress Semiconductor

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)