DatasheetsPDF.com

ZL30415

Part Number	ZL30415
Manufacturer	Zarlink Semiconductor
Description	SONET/SDH Clock Multiplier PLL
Published	Jan 31, 2007
Detailed Description	www.DataSheet4U.com ZL30415 SONET/SDH Clock Multiplier PLL Data Sheet Features • • • Meets jitter requirements of Telco...
Datasheet	ZL30415 PDF File

Overview

www.
DataSheet4U.
com ZL30415 SONET/SDH Clock Multiplier PLL Data Sheet Features • • • Meets jitter requirements of Telcordia GR-253CORE for OC-12, OC-3, and OC-1 rates Meets jitter requirements of ITU-T G.
813 for STM4, and STM-1 rates Provides one differential LVPECL output clock selectable to 19.
44 MHz, 38.
88 MHz, 77.
76 MHz, 155.
52 MHz, or 622.
08 MHz Provides a single-ended CMOS output clock at 19.
44 MHz Accepts a single-ended CMOS reference at 19.
44 MHz or a differential LVDS, LVPECL, or CML reference at 19.
44 MHz or 77.
76 MHz Provides a LOCK indication 3.
3 V supply Ordering Information ZL30415GGC 64 Ball CABGA November 2004 -40°C to +85 °C • • Description The ZL30415 is an analog phase-locked loop (APLL) designed to provide jitter attenuation and rate conversion for SDH (Synchronous Digital Hierarchy) and SONET (Synchronous Optical Network) networking equipment.
The ZL30415 generates low jitter output clocks that meet the jitter requirements of Telcordia GR-253-CORE OC-12, OC-3, OC-1 rates and ITU-T G.
813 STM-4 and STM-1 rates.
The ZL30415 accepts a CMOS compatible reference at 19.
44 MHz or a differential LVDS, LVPECL, or CML reference at 19.
44 MHz or 77.
76 MHz and generates a differential LVPECL output clock selectable to 19.
44 MHz, 38.
88 MHz, 77.
76 MHz, 155.
52 MHz, or 622.
08 MHz, and a single-ended CMOS clock at 19.
44 MHz.
The ZL30415 provides a lock indication.
• • Applications • SONET/SDH line cards REF_SEL LPF FS3 FS2 FS1 C19o, C38o, C77o, C155o, C622o, LVPECL output C19i Reference Selection MUX Frequency & Phase Detector Loop Filter VCO REFinP/N 19.
44 MHz and 77.
76 MHz State Machine Reference and Bias Circuit Frequency Dividers and Clock Drivers OC-CLKoP/N C19o C19i or C77i CML, LVDS, LVPECL input REF_FREQ LOCK BIAS VCC GND VDD C19oEN 03 Figure 1 - Functional Block Diagram 1 Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2003-2004, Zarlink Semicond...

Similar Datasheet

ZL30402 SONET/SDH Network Element PLL - Zarlink Semiconductor Inc
ZL30406 SONET/SDH Clock Multiplier PLL - Zarlink
ZL30407 SONET/SDH Network Element PLL - Zarlink Semiconductor Inc
ZL30409 T1/E1 System Synchronizer with Stratum 3 Holdover - Zarlink Semiconductor Inc
ZL30410 Multi-service Line Card PLL - Zarlink Semiconductor
ZL30414 SONET/SDH Clock Multiplier PLL - Zarlink Semiconductor
ZL30415 SONET/SDH Clock Multiplier PLL - Zarlink Semiconductor
ZL30416 SONET/SDH Clock Multiplier PLL - Zarlink Semiconductor

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)