8 OUTPUT CLOCK GENERATOR - IDT
Description
IDT5V928 8 OUTPUT CLOCK GENERATOR
INDUSTRIAL TEMPERATURE RANGE
8 OUTPUT CLOCK GENERATOR
IDT5V928
FEATURES:
• • • • • • • •
3V to 3.
6V operating voltage 50MHz to 160MHz output frequency range Input from fundamental crystal oscillator or external source Internal PLL feedback (loading feedback output relative to other outputs, adjusts propagation delay between REF inputs and outputs) Select inputs (S[1:0]) for FB divide selection (multiply ratio of 2, 3, 4, 4.
25, 5, 6, 6.
25, and 8) Low jitter PLL bypass for testing and power-down control (S1 = H, S0 = H, powers part down <500µ A) Available in TSSOP package
The IDT5V928 is a low-cost, low skew, low jitter, and high-performance clock synthesizer.
It has been specially designed to interface with Gigabit Ethernet (125MHz), Fibre CHannel (106.
25MHz), and OC-3 (155.
52MHz) applications.
It can be programmed to provide output frequencies ranging from 50MHz to 160MHz, with input frequencies ranging from 6.
25MHz to 80MHz.
The IDT5V928 includes an internal RC filter that provides excellent jitter characteristics and eliminates the need for external components.
When using the optional crystal input, the chip accepts a 10 - 40MHz fundamental mode crystal with a maximum equivalent series resistance of 50Ω.
DESCRIPTION:
APPLICATIONS:
• • • • • • Gigabit ethernet Router Network switches SAN Instrumentation Fibre channel
FUNCTIONAL BLOCK DIAGRAM
OE
VCO DIVIDE 1/N
Q0 REF PH AS E DETEC TO R CH ARGE PU M P LO OP FILTER VC O Q1 Q2 0 Q3 1 Q4 Q5 X2 CRY STAL OSCILLATO R X1 Q6 SELECT MO D E Q7
S1
S0
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
INDUSTRIAL TEMPERATURE RANGE
1
c 2003 Integrated Device Technology, Inc.
FEBRUARY 2003
DSC 5854/5
IDT5V928 8 OUTPUT CLOCK GENERATOR
INDUSTRIAL TEMPERATURE RANGE
PIN CONFIGURATION
REF X1 X2 VDD VDDQ Q0 Q1 GND GND Q2 Q3 VDDQ 1 2 3 4 5 6 7 8 9 1 0 1 1 1 2 2 4 2 3 2 2 2 1 2 0 1 9 1 8 1 7 1 6 1 5 1 4 1 3 S0 S1 OE GND VDDQ Q7 Q6 GND GND Q5 Q4 VDDQ
ABSOLUTE MA...
Similar Datasheet
