■ Integrated, ultra low power SRAM, power-fail
control circuit, and battery
■ Conventional SRAM operation; unlimited
)WRITE cycles t(s■ 10 years of data retention in the absence of cpower du■ Battery internally isolated until power is first roappl...