DatasheetsPDF.com

74LS163A

Fairchild Semiconductor
Part Number 74LS163A
Manufacturer Fairchild Semiconductor
Description Synchronous 4-Bit Binary Counters
Published Apr 23, 2005
Detailed Description DM74LS161A • DM74LS163A Synchronous 4-Bit Binary Counters August 1986 Revised April 2000 DM74LS161A • DM74LS163A Synch...
Datasheet PDF File 74LS163A PDF File

74LS163A
74LS163A


Overview
DM74LS161A • DM74LS163A Synchronous 4-Bit Binary Counters August 1986 Revised April 2000 DM74LS161A • DM74LS163A Synchronous 4-Bit Binary Counters General Description These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs.
The DM74LS161A and DM74LS163A are 4-bit binary counters.
The carry output is decoded by means of a NOR gate, thus preventing spikes during the normal counting mode of operation.
Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating.
This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters.
A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.
These counters are fully programmable; that is, the outputs may be preset to either level.
As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable input.
The clear function for the DM74LS161A is asynchronous; and a low level at the clear input sets all four of the flip-flop outputs LOW, regardless of the levels of clock, load, or enable inputs.
The clear function for the DM74LS163A is synchronous; and a low level at the clear inputs sets all four of the flip-flop outputs LOW after the next clock pulse, regardless of the levels of the enable inputs.
This synchronous clear allows the count length to be modified easily, as decoding the maximum count desired can be accomplished with one external NAND gate.
The gate output is connected to the clear input to synchronously clear the counter to all low outputs.
The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications withou...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)