DatasheetsPDF.com

74ALVT16952

NXP
Part Number 74ALVT16952
Manufacturer NXP
Description 2.5V/3.3V ALVT 16-bit registered transceiver
Published Apr 3, 2005
Detailed Description INTEGRATED CIRCUITS 74ALVT16952 2.5V/3.3V ALVT 16-bit registered transceiver (3-State) Product specification Supersedes...
Datasheet PDF File 74ALVT16952 PDF File

74ALVT16952
74ALVT16952


Overview
INTEGRATED CIRCUITS 74ALVT16952 2.
5V/3.
3V ALVT 16-bit registered transceiver (3-State) Product specification Supersedes data of 1995 Sep 19 IC23 Data Handbook 1998 Mar 19 Philips Semiconductors Philips Semiconductors Product specification 2.
5V/3.
3V 16-bit registered transceiver (3-State) 74ALVT16952 FEATURES • Two 8-bit registered transceivers • 5V I/O Compatible • 3-State buffers • Output capability: +64mA/–32mA • TTL input and output switching levels • Input and output interface capability to systems at 5V supply • Bus hold data inputs eliminate the need for external pull-up resistors to hold unused inputs DESCRIPTION The 74ALVT16952 is a high-performance BiCMOS product designed for VCC operation at 2.
5V or 3.
3V with I/O compatibility up to 5V.
The 74ALVT16952 is a dual octal registered transceiver.
Two 8-bit registers store data flowing in both directions between two bidirectional buses.
Data applied to the inputs is entered and stored on the rising edge of the Clock (nCPXX) provided that the Clock Enable (nCEXX) is Low.
The data is then present at the 3-State output buffers, but is only accessible when the Output Enable (nOEXX) is Low.
Data flow from A inputs to B outputs is the same as for B inputs to A outputs.
Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
• Live insertion/extraction permitted • Power-up 3-State • Power-up reset • No bus current loading when output is tied to 5V bus • Latch-up protection exceeds 500mA per JEDEC Std 17 • ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model QUICK REFERENCE DATA SYMBOL tPLH tPHL CIN CI/O ICCZ PARAMETER Propagation delay nCPBA to nAx or nCPAB to nBx Input capacitance I/O pin capacitance Total supply current CONDITIONS Tamb = 25°C; GND = 0V CL = 50pF; VI = 0V or VCC VI/O = 0V or VCC Outputs disabled Outputs disabled TYPICAL 2.
5V 3.
0 3.
0 3 9 40 3.
3V 2.
3 2.
3 3 9 70 UNIT ns pF pF µA ORDERING INFORMATION PACKAGES 56-Pin P...



Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)