DatasheetsPDF.com

CY7C265

Part Number	CY7C265
Manufacturer	Cypress Semiconductor
Description	8K x 8 Registered PROM
Published	Mar 27, 2005
Detailed Description	65 CY7C265 8K x 8 Registered PROM Features • CMOS for optimum speed/power • High speed (Commercial) — 15 ns address se...
Datasheet	CY7C265 PDF File

Overview

65 CY7C265 8K x 8 Registered PROM Features • CMOS for optimum speed/power • High speed (Commercial) — 15 ns address set-up — 12 ns clock to output • Low power — 660 mW (Commercial) • On-chip edge-triggered registers — Ideal for pipelined microprogrammed systems • EPROM technology — 100% programmable — Reprogrammable (CY7C265W) • 5V ±10% VCC, commercial and military • Capable of withstanding >2001V static discharge • Slim 28-pin, 300-mil plastic or hermetic DIP If the asynchronous enable (E) is being used, the outputs may be disabled at any time by switching the enable to a logic HIGH, and may be returned to the active state by switching the enable to a logic LOW.
If the synchronous enable ...

Similar Datasheet

CY7C2163KV18 18-Mbit QDR II+ SRAM Four-Word Burst Architecture - Cypress Semiconductor
CY7C2165KV18 18-Mbit QDR II+ SRAM Four-Word Burst Architecture - Cypress Semiconductor
CY7C2168KV18 18-Mbit DDR II+ SRAM Two-Word Burst Architecture - Cypress Semiconductor
CY7C2170KV18 18-Mbit DDR II+ SRAM Two-Word Burst Architecture - Cypress Semiconductor
CY7C2245KV18 36-Mbit QDR II+ SRAM Four-Word Burst Architecture - Cypress Semiconductor
CY7C225 512 x 8 Registered PROM - Cypress
CY7C225A 512 x 8 Registered PROM - Cypress Semiconductor
CY7C2262XV18 36-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture - Cypress Semiconductor
CY7C2263KV18 36-Mbit QDR II+ SRAM Four-Word Burst Architecture - Cypress Semiconductor
CY7C2263XV18 36-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture - Cypress Semiconductor

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)