DatasheetsPDF.com

8V19N490A

Part Number	8V19N490A
Manufacturer	Renesas
Description	Jitter Attenuator and Clock Synthesizer
Published	Aug 5, 2020
Detailed Description	FemtoClock® NG Jitter Attenuator and Clock Synthesizer 8V19N490A Datasheet Description The 8V19N490A is a fully integr...
Datasheet	8V19N490A PDF File

Overview

FemtoClock® NG Jitter Attenuator and Clock Synthesizer 8V19N490A Datasheet Description The 8V19N490A is a fully integrated FemtoClock® NG jitter attenuator and clock synthesizer designed as a high-performance clock solution for conditioning and frequency/phase management of wireless base station radio equipment boards.
The device is optimized to deliver excellent phase noise performance as required in GSM, WCDMA, LTE, and LTE-A radio board implementations.
The device supports JESD204B subclass 0 and 1 clocks.
A two-stage PLL architecture supports both jitter attenuation and frequency multiplication.
The first stage PLL is the jitter attenuator and uses an external VCXO for best possible phase noise characteristics.
The second stage PLL locks on the VCXO-PLL output signal and synthesizes the target frequency.
The device supports the clock generation of high-frequency clocks from the selected VCO and low-frequency synchronization signals (SYSREF).
SYSREF signals are internally synchronized to the clock signals.
Delay functions exist for achieving alignment and controlled phase delay between system reference and clock signals and to align/delay individual output signals.
The four redundant inputs are monitored for activity.
Four selectable clock switching modes are provided to handle clock input failure scenarios.
Auto-lock, individually programmable output frequency dividers, and phase adjustment capabilities are added for flexibility.
The device is configured through a three-wire SPI interface and reports lock and signal loss status in internal registers and via a lock detect (LOCK) output.
Internal status bit changes can also be reported via the nINT output.
The 8V19N490A is ideal for driving converter circuits in wireless infrastructure, radar/imaging, and instrumentation/medical applications.
The device is a member of the high-performance clock family from IDT.
Typical Applications ▪ Wireless infrastructure applications: GSM, WCDMA, LTE, LTE-A ▪ Ideal clock driv...

Similar Datasheet

8V19N490-24 Jitter Attenuator and Clock Synthesizer - Renesas
8V19N490A Jitter Attenuator and Clock Synthesizer - Renesas
8V19N490B NG Jitter Attenuator and Clock Synthesizer - Renesas
8V19N491-24 Jitter Attenuator and Clock Synthesizer - Renesas
8V19N492 NG Jitter Attenuator and Clock Synthesizer - Renesas
8V19N492-39 Jitter Attenuator and Clock Synthesizer - Renesas

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)