DatasheetsPDF.com

CD54HC4059

Part Number	CD54HC4059
Manufacturer	Texas Instruments
Description	High-Speed CMOS Logic
Published	Jan 5, 2020
Detailed Description	CD54HC4059, CD74HC4059 Data sheet acquired from Harris Semiconductor SCHS206B February 1998 - Revised May 2003 High-Sp...
Datasheet	CD54HC4059 PDF File

Overview

CD54HC4059, CD74HC4059 Data sheet acquired from Harris Semiconductor SCHS206B February 1998 - Revised May 2003 High-Speed CMOS Logic CMOS Programmable Divide-by-N Counter [ /Title (CD74 HC4059 ) /Subject (HighSpeed CMOS Logic CMOS Pro- Features Description • Synchronous Programmable ÷N Counter N = 3 to 9999 or 15999 • Presettable Down-Counter • Fully Static Operation • Mode-Select Control of Initial Decade Counting Function (÷10, 8, 5, 4, 2) • Master Preset Initialization • Latchable ÷N Output • Fanout (Over Temperature Range) - Standard Outputs .
.
.
.
.
.
.
.
.
.
.
.
.
.
.
10 LSTTL Loads - Bus Driver Outputs .
.
.
.
.
.
.
.
.
.
.
.
.
15 LSTTL Loads • Wide Operating Temperature Range .
.
.
-55oC to 125oC • Balanced Propagation Delay and Transition Times • Signiﬁcant Power Reduction Compared to LSTTL Logic ICs • HC Types - 2V to 6V Operation - High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V The ’HC4059 are high-speed silicon-gate devices that are pin-compatible with the CD4059A devices of the CD4000B series.
These devices are divide-by-N down-counters that can be programmed to divide an input frequency by any number “N” from 3 to 15,999.
The output signal is a pulse one clock cycle wide occurring at a rate equal to the input frequency divide by N.
The down-counter is preset by means of 16 jam inputs.
The three Mode-Select Inputs Ka, Kb and Kc determine the modulus (“divide-by” number) of the first and last counting sections in accordance with the truth table.
Every time the first (fastest) counting section goes through one cycle, it reduces by 1 the number that has been preset (jammed) into the three decades of the intermediate counting section an the last counting section, which consists of flip-flops that are not needed for opening the first counting section.
For example, in the ÷2 mode, only one flip-flop is needed in the first counting section.
Therefore the last counting section has three flip-flops that can be preset to a maximum count of s...

Similar Datasheet

CD54HC4002 Dual 4-Input NOR Gate - Texas Instruments
CD54HC40103 8-Stage Synchronous Down Counters - Texas Instruments
CD54HC40105 4-Bit x 16-Word FIFO Register - Texas Instruments
CD54HC4015 Dual 4-Stage Static Shift Register - Texas Instruments
CD54HC4017 Decade Counter/Divider - Texas Instruments
CD54HC4020 14-Stage Binary Counter - Texas Instruments
CD54HC4024 7-Stage Binary Ripple Counter - Texas Instruments
CD54HC4040 12-Stage Binary Counter - Texas Instruments
CD54HC4046A Phase-Locked Loop - Texas Instruments
CD54HC4049 High-Speed CMOS Logic - Texas Instruments

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)