DatasheetsPDF.com

524S

IDT
Part Number 524S
Manufacturer IDT
Description Low Skew 1 to 4 Clock Buffer
Published Apr 5, 2019
Detailed Description Low Skew 1 to 4 Clock Buffer 524S DATASHEET Description The 524S is a low skew, single input to four output, clock bu...
Datasheet PDF File 524S PDF File

524S
524S

Overview
Low Skew 1 to 4 Clock Buffer 524S DATASHEET Description The 524S is a low skew, single input to four output, clock buffer.
The 524S has best in class additive phase Jitter of sub 50 fsec.
IDT makes many non-PLL and PLL based low skew output devices as well as Zero Delay Buffers to synchronize clocks.
Contact us for all of your clocking needs.
Features • Low additive phase jitter RMS: 50fs • Extremely low skew outputs (50ps) • Low cost clock buffer • Packaged in 8-pin SOIC and 8-pin DFN, Pb-free • Input/Output clock frequency up to 200 MHz • Non-inverting output clock • Ideal for networking clocks • Operating Voltages: 1.
8V to 3.
3V • Advanced, low power CMOS process • Extended temperature...


Similar Datasheet


Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)