DatasheetsPDF.com

AD9265

Analog Devices
Part Number AD9265
Manufacturer Analog Devices
Description 1.8V Analog-to-Digital Converter
Published Jan 4, 2017
Detailed Description Data Sheet 16-Bit, 125 MSPS/105 MSPS/80 MSPS, 1.8 V Analog-to-Digital Converter AD9265 FEATURES PRODUCT HIGHLIGHTS S...
Datasheet PDF File AD9265 PDF File

AD9265
AD9265



Overview
Data Sheet 16-Bit, 125 MSPS/105 MSPS/80 MSPS, 1.
8 V Analog-to-Digital Converter AD9265 FEATURES PRODUCT HIGHLIGHTS SNR = 79.
0 dBFS at 70 MHz and 125 MSPS SFDR = 93 dBc at 70 MHz and 125 MSPS Low power: 373 mW at 125 MSPS 1.
8 V analog supply operation 1.
8 V CMOS or LVDS output supply Integer 1-to-8 input clock divider IF sampling frequencies to 300 MHz −154.
3 dBm/Hz small signal input noise with 200 Ω input impedance at 70 MHz and 125 MSPS Optional on-chip dither Programmable internal ADC voltage reference Integrated ADC sample-and-hold inputs Flexible analog input range: 1 V p-p to 2 V p-p Differential analog inputs with 650 MHz bandwidth ADC clock duty cycle stabilizer Serial port control User-configurable, built-in self-test (BIST) capability Energy-saving power-down modes 1.
On-chip dither option for improved SFDR performance with low power analog input.
2.
Proprietary differential input that maintains excellent SNR performance for input frequencies up to 300 MHz.
3.
Operation from a single 1.
8 V supply and a separate digital output driver supply accommodating 1.
8 V CMOS or LVDS outputs.
4.
Standard serial port interface (SPI) that supports various product features and functions, such as data formatting (offset binary, twos complement, or gray coding), enabling the clock duty cycle stabilizer, DCS, power-down, test modes, and voltage reference mode.
5.
Pin compatibility with the AD9255, allowing a simple migration from 16 bits down to 14 bits.
APPLICATIONS Communications Multimode digital receivers (3G) GSM, EDGE, W-CDMA, LTE, CDMA2000, WiMAX, and TD-SCDMA Smart antenna systems General-purpose software radios Broadband data applications Ultrasound equipment FUNCTIONAL BLOCK DIAGRAM SENSE RBIAS PDWN AGND AVDD (1.
8V) LVDS LVDS_RS VREF VCM VIN+ VIN– DITHER CLK+ CLK– SYNC REFERENCE AD9265 TRACK-AND-HOLD CLOCK MANAGEMENT ADC 16-BIT 16 CORE OUTPUT STAGING CMOS OR 16 LVDS (DDR) SERIAL PORT SVDD SCLK/ SDIO/ CSB DFS DCS Figure 1.
DRVDD (1.
8V) D15...



Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)